UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/823,298	04/12/2004	Liping Ren	IR-2390 (2-3	4746
	7590 04/02/200 FABER GERB & SOF	EXAMINER		
1180 AVENUE OF THE AMERICAS			PIZARRO CRESPO, MARCOS D	
NEW YORK, NY 100368403			ART UNIT	PAPER NUMBER
		2814		
			MAIL DATE	DELIVERY MODE
			04/02/2009	PAPER

Please find below and/or attached an Office communication concerning this application or proceeding.

The time period for reply, if any, is set in the attached communication.

	Application No.	Applicant(s)					
Office Action Commons	10/823,298	REN, LIPING					
Office Action Summary	Examiner	Art Unit					
	Marcos D. Pizarro	2814					
The MAILING DATE of this communication app Period for Reply	ears on the cover sheet with the c	orrespondence ad	dress				
A SHORTENED STATUTORY PERIOD FOR REPLY WHICHEVER IS LONGER, FROM THE MAILING DA - Extensions of time may be available under the provisions of 37 CFR 1.13 after SIX (6) MONTHS from the mailing date of this communication. - If NO period for reply is specified above, the maximum statutory period w - Failure to reply within the set or extended period for reply will, by statute, Any reply received by the Office later than three months after the mailing earned patent term adjustment. See 37 CFR 1.704(b).	ATE OF THIS COMMUNICATION 6(a). In no event, however, may a reply be tim ill apply and will expire SIX (6) MONTHS from cause the application to become ABANDONE	N. nely filed the mailing date of this or D (35 U.S.C. § 133).					
Status							
1)⊠ Responsive to communication(s) filed on <u>12 Fe</u>	bruary 2009.						
3) Since this application is in condition for allowan							
closed in accordance with the practice under E.	x parte Quayle, 1935 C.D. 11, 45	53 O.G. 213.					
Disposition of Claims							
4)⊠ Claim(s) <u>1-7,9,11,13 and 20-23</u> is/are pending	in the application.						
	4a) Of the above claim(s) is/are pending in the application.						
5) Claim(s) is/are allowed.							
6)⊠ Claim(s) <u>1-7,9,11,13 and 20-23</u> is/are rejected.							
7) Claim(s) is/are objected to.							
8) Claim(s) are subject to restriction and/or	election requirement.						
Application Papers							
9) The specification is objected to by the Examiner							
,		=yaminer					
	10) The drawing(s) filed on is/are: a) accepted or b) objected to by the Examiner. Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).						
Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.05(a).							
11) The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.							
Priority under 35 U.S.C. § 119							
<u> </u>	priority under 25 LLS C & 110(a)	(d) or (f)					
2) Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f). a) All b) Some * c) None of:							
·—	1. Certified copies of the priority documents have been received.						
3. Copies of the certified copies of the priori	• •	<u></u>	Stage				
application from the International Bureau			2 3 -				
* See the attached detailed Office action for a list of the certified copies not received.							
	·						
Attachment(s) 1) Notice of Peferances Cited (PTO 893)	A) Interview Comments	(DTO 442)					
Notice of References Cited (PTO-892) Notice of Draftsperson's Patent Drawing Review (PTO-948)	4)						
3) Information Disclosure Statement(s) (PTO/SB/08)	5) Notice of Informal P	atent Application					
Paper No(s)/Mail Date 6) Other:							

Art Unit: 2814

Attorney's Docket Number: IR-2390 (2-3965)

Filing Date: 4/12/2004

Claimed Priority Date: 4/11/2003 (Provisional 60/462,562)

Applicant(s): Ren

Examiner: Marcos D. Pizarro

DETAILED ACTION

This Office action responds to the amendment filed on 2/12/2009.

Acknowledgment

1. The amendment filed on 2/12/2009, responding to the Office action mailed on 11/12/2008, has been entered. The present Office action is made with all the suggested amendments being fully considered. Accordingly, pending in this Office action are claims 1-7, 9, 11, 13, and 20-23.

Claim Rejections - 35 USC § 103

- 2. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:
 - (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.
- 3. Claims 1-7, 9, 11, 13, and 20-23 are rejected under 35 U.S.C. 103(a) as being unpatentable over Fujishima (US6740952) in view of Tada (US6525390), Rumennik (US6639277), Van Zant, Ghandhi, Noda (US6617652), and Ranjan (US5801431).
- 4. Regarding claim 1, Fujishima shows (see, *e.g.*, fig. 19) most aspects of the instant invention including a semiconductor device comprising:
 - ✓ A semiconductor substrate 1 of a first conductivity type

Art Unit: 2814

✓ A semiconductor layer of a second conductivity type formed over the substrate 1

Page 3

- ✓ A body region **2** of the first conductivity formed in the semiconductor layer
- ✓ An invertible channel in the body region 2
- ✓ A source region 3 of the second conductivity type formed in the body region 2 and adjacent to the channel
- ✓ A gate structure formed over the channel region including:
 - a gate electrode 9
 - a gate insulation layer 7 spacing the gate electrode 9 from the channel
- ✓ A drain region **6** formed in the semiconductor layer
- ✓ A drift region 5 in the semiconductor layer spacing the body region 2 from the drain region 6
- ✓ A field plate structure disposed over the drift region **5** including:
 - a first insulation layer 8 of a first thickness extending from the gate insulation layer
 - a second insulation layer 10 of a second thickness formed over the first insulation layer 8
 - a third insulation layer 25 of a third thickness
 - a first plate 9 disposed over the first insulation layer 8
 - a second plate FP1 disposed over the second insulation layer 8
 - a third plate FP2/FP3 spaced from the second plate FP1 by the third insulation layer 25

Art Unit: 2814

Wherein:

✓ the first plate **9** includes a first portion extending from the gate electrode (see,

e.g., fig. 19)

✓ the second plate **FP1** includes (see, e.g., fig. 19):

a first portion

a second portion

a second gap separating the portions

 \checkmark the third plate **FP2** includes (see, *e.g.*, fig. 19):

a first portion

a second portion

a third gap Wg separating the portions

 \checkmark the second gap is wider than the third gap **Wg** (see, *e.g.*, fig. 19)

✓ the device exhibits a breakdown voltage of at least 600 volts (see, e.g.,

col.35/III.1-3)

5. Fujishima, however, fails to show a resurf region of the first conductivity type in

the semiconductor layer, wherein the resurf region is formed over at least a portion of

the drift region between the body region and the drain region, and wherein the resurf

region is adjacent to and in contact with the drain region. Tada, on the other hand,

shows a resurf region 44 of the first conductivity type in a semiconductor layer, wherein

the resurf region is formed over at least portion of a drift region 3 between a body region

5 and a drain region 6, and wherein the resurf region is adjacent to and in contact with

the drain region (see, e.g., fig. 10). He further teaches that said resurf region would

Art Unit: 2814

secure certain breakdown voltage, would facilitate obtaining a stable and reliable breakdown voltage, and would reduce the on-resistance of Fujishima's device (see, e.g., Tada: col.12/II.17-37).

- 6. It would have been obvious at the time of the invention to one of ordinary skill in the art to have the resurf region of Tada in the semiconductor layer of Fujishima to facilitate obtaining a stable and reliable breakdown voltage and reduce the onresistance of the device.
- 7. Fujishima, however, fails to show the first plate including a second portion spaced from the first portion of the first plate by a first gap wider than the second gap. Rumennik (see, e.g., figs. 1 and 2), on the other hand, shows a first plate similar to Fujishima including a first portion 12 spaced from a second portion 26 by a gap wider than the gap separating first and second portions 10,11 of a second plate above the first plate. He further teaches that the second portion 26 would function to increase the breakdown voltage of Fujishima (see, e.g., Rumennik/col.4/II.42-45).
- 8. It would have been obvious at the time of the invention to one of ordinary skill in the art to include the second portion suggested by Rumennik in the first plate of Fujishima to reduce the field concentration at the boundary between the drain region and the drift region.
- 9. Fujishima also fails to show the semiconductor layer being epitaxially formed and extending below the body region. Rumennik, on the other hand, shows the semiconductor layer being epitaxially formed (see, *e.g.*, col.7/II.21) and extending below the body region (see, *e.g.*, fig.5 and fig.6). Van Zant (see, *e.g.*, pp.382), on the other

Art Unit: 2814

hand, teaches that epitaxially forming Fujishima's semiconductor layer would allow accurate control of the doping concentrations of the layer. Ghandhi (see, e.g., pp.258) teaches that epitaxially forming Fujishima's semiconductor layer on the substrate would eliminate the problems of compatibility or mismatch between the layer and the substrate.

- 10. It would have been obvious at the time of the invention to one of ordinary skill in the art to epitaxially form Fujishima's semiconductor layer, as suggested by Van Zant and Ghandhi, to eliminate compatibility problems between the layer and the substrate and to accurately control the doping concentrations of the layer.
- 11. Fujishima fails to show the first and second portions of the second field plate, and the first and second portions of the third field plate being disposed around the drain region. Noda, on the other hand, teaches (see, e.g., fig. 1) that annular circular plates formed concentrically around the drain diffusion region of Fujishima would improve the breakdown properties of the device (see, e.g., Noda/col.14/II.20-22 and col.9/II.38). Ranjan elaborates by teaching that the series of plates in Noda reduce the tendency to concentrate high electric fields near the surface of the device thereby improving its breakdown voltage (see, e.g., Ranjan/col.5/II.52-56).
- 12. It would have been obvious at the time of the invention to one of ordinary skill in the art to form the first and second portions of the second and third plates of Fujishima/Rumennik as annular portions disposed around the drain region, as suggested by Noda and Ranjan, to further improve the breakdown voltage properties of the device.

Art Unit: 2814

- 13. Regarding claims 2, 4, and 6, Fujishima shows the first **8**, second **10** and third **25** insulation layers comprising an oxide (see, *e.g.*, fig. 19)
- 14. Regarding claim 3, Fujishima shows the first thickness is 0.6 microns (see, *e.g.*, col.36/II.20) but fails to specify the claimed thickness of 0.4 microns. However, differences in thickness will not support the patentability of subject matter encompassed by the prior art unless there is evidence indicating such thickness is critical. "Where the general conditions of a claim are disclosed in the prior art, it is not inventive to discover the workable ranges by routine experimentation". *In re Aller*, 220 F.2d 454,456,105 USPQ 233, 235 (CCPA 1955).
- 15. Fujishima also teaches that the first thickness, as well as the other thicknesses of the different insulation layers, affects the performance and the area of the device (see, e.g., col.37/II.15-29, col.8/II.36-40, and col.39/II.17-31). Therefore, it is necessary to ensure that the insulation layers are of an appropriate thickness (see, e.g., Fujishima/col.35/II.60-62). The specific claimed first thickness, i.e., 0.4 microns, absent any criticality, is only considered to be the "optimum" thickness disclosed by Fujishima that a person having ordinary skill in the art would have been able to determine using routine experimentation based, among other things, on the desired device performance, manufacturing costs, etc. (see Boesch, 205 USPQ 215 (CCPA 1980)), and since neither non-obvious nor unexpected results, i.e., results which are different in kind and not in degree from the results of the prior art, will be obtained as long as the first thickness provides for a stable performance of the device, as already suggested by Fujishima.

Art Unit: 2814

16. Since the applicant has not established the criticality (see next paragraph below) of the claimed thickness of 0.4 microns, it would have been obvious to one of ordinary skill in the art to use these values in the device of Fujishima.

CRITICALITY

- 17. The specification contains no disclosure of either the critical nature of the claimed thickness or any unexpected results arising therefrom. Where patentability is said to be based upon particular chosen dimensions or upon another variable recited in a claim, the applicant must show that the chosen dimensions are critical. *In re Woodruff*, 919 F.2d 1575, 1578, 16 USPQ2d 1934, 1936 (Fed. Cir. 1990).
- 18. Regarding claim 5, Fujishima shows the second thickness is 1.3 microns (see, e.g., col.39/II.5).
- 19. Regarding claim 7, Fujishima shows the third thickness is 2.5 microns (see, *e.g.*, col.39/II.7) instead of the claimed thickness of 1.4 microns. See also the comments stated above in paragraphs 14-17 with respect to the differences between the claimed thickness and that of the prior art, which are considered repeated here.
- 20. Regarding claim 9, Fujishima shows the first field plate **9** comprising gate electrode material (see, *e.g.*, col.39/II.9-10). Van Zant (see, *e.g.*, pp. 511), on the other hand, teaches that doped polysilicon is the standard gate electrode material for Fujishima's device.
- 21. Regarding claim 11, Fujishima shows that the gap between the portions of the second field plate **FP1** is 45 microns (see, *e.g.*, col.37/II.29-34 and col.39/II.13-16).
- 22. Regarding claim 13, Fujishima shows the third field plate **FP2** comprising a first portion and a second portion (see, *e.g.*, fig. 19), wherein a gap of 25 microns separates the portions (see, *e.g.*, col.37/II.32).

Art Unit: 2814

23. Regarding claim 20, Fujishima shows the first portion of the first plate **9** terminating below the first portion of the second plate **FP1** (see, *e.g.*, fig. 19).

- 24. Regarding claim 21, Fujishima shows the second portion of the second field plate **FP1** is electrically connected to the drain region **6** and to the second portion of the third plate **FP2** (see, *e.g.*, fig. 19).
- 25. Regarding claim 22, Fujishima shows the first portion of the second plate **FP1** is electrically connected to the first portion of first plate **9** (see, *e.g.*, fig. 19).
- 26. Regarding claim 23, Fujishima shows the first portion of the third plate **FP2** is electrically connected to the source region **3** (see, *e.g.*, fig. 19).

Response to Arguments

- 27. The applicant argues:
- 28. Tada does not state that region 44 is a resurf region.
- 29. The examiner responds:
- 30. Tada clearly shows this feature of the claimed invention. See, *e.g.*, fig. 10, where Tada shows a resurf region **44** of the first conductivity type in a semiconductor layer, wherein the resurf region is formed over at least a portion of a drift region **3** between a body region **5** and a drain region **6**, and wherein the resurf region is adjacent to and in contact with the drain region, as it is recited in claim 1. See also Kim: US6087232: col.1/II.56-65 and Parthasarthy: US6750232: col.1/II.39-48.
- 31. The applicant argues:
- 32. Tada fails to teach that region 44 in combination with the device of Fujishima can result in a device that can exhibit a breakdown voltage of 600V.

Art Unit: 2814

33. The examiner responds:

34. Fujishima clearly shows this feature of the claimed invention. See, e.g.,

col.36/II.1-3, where Fujishima teaches that the device exhibits a breakdown voltage of at

least 600 volts, as it is recited in claim 1.

Conclusion

35. THIS ACTION IS MADE FINAL. Applicant is reminded of the extension of time

policy as set forth in 37 CFR 1.136(a).

36. A shortened statutory period for reply to this final action is set to expire THREE

MONTHS from the mailing date of this action. In the event a first reply is filed within

TWO MONTHS of the mailing date of this final action and the advisory action is not

mailed until after the end of the THREE-MONTH shortened statutory period, then the

shortened statutory period will expire on the date the advisory action is mailed, and any

extension fee pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of

the advisory action. In no event, however, will the statutory period for reply expire later

than SIX MONTHS from the mailing date of this final action.

37. Papers related to this application may be submitted directly to Art Unit 2814 by

facsimile transmission. Papers should be faxed to Art Unit 2814 via the Art Unit 2814

Fax Center. The faxing of such papers must conform to the notice published in the

Official Gazette, 1096 OG 30 (15 November 1989). The Art Unit 2814 Fax Center

Page 11

number is (571) 273-8300. The Art Unit 2814 Fax Center is to be used only for papers

related to Art Unit 2814 applications.

38. Any inquiry concerning this communication or earlier communications from the

examiner should be directed to Marcos D. Pizarro at (571) 272-1716 and between the

hours of 10:00 AM to 8:30 PM (Eastern Standard Time) Monday through Thursday or by

e-mail via Marcos.Pizarro@uspto.gov. If attempts to reach the examiner by telephone

are unsuccessful, the examiner's supervisor, Wael Fahmy, can be reached on (571)

272-1705.

39. Any inquiry of a general nature or relating to the status of this application may be

obtained from the Patent Application Information Retrieval (PAIR) system. Status

information for published applications may be obtained from either Private PAIR or

Public PAIR. Status information for unpublished applications is available through

Private PAIR only. For more information about the PAIR system, see http://pair-

direct.uspto.gov. Should you have questions on access to the Private PAIR system,

contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). If you would

like assistance from a USPTO Customer Service Representative or access to the

automated information system, call 800-786-9199 (IN USA OR CANADA) or 571-272-

1000.

Art Unit: 2814

40. The following list is the Examiner's field of search for the present Office Action:

Field of Search	Date
U.S. Class / Subclass(es): 257/335-343,409,487,488,491-493,659	3/26/2009
Other Documentation:	
Electronic Database(s): EAST (USPAT, EPO, JPO)	3/26/2009

/Marcos D. Pizarro/

Marcos D. Pizarro
Primary Patent Examiner
Art Unit 2814
571-272-1716
marcos.pizarro@uspto.gov

MDP/mdp April 1, 2009